Prepper

Physical Design and Verification Engineer

Neuralink·South San Francisco, California, United States·Posted 5 November 2026

About the role

About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world. About the Role We are seeking a Senior Physical Design Engineer to own block-to-full-chip implementation and signoff on advanced-node, multi-die 3DIC products. You will drive hierarchical physical design from RTL handoff through tapeout, and lead the multi-physics verification (thermal, mechanical/warpage, and IR/EM) that is unique to stacked-die and chiplet-based systems. This role sits at the intersection of traditional block-level signoff and the emerging discipline of 3D system-level closure. Key Responsibilities Hierarchical Physical Design Define and execute the hierarchical partitioning strategy: block boundaries, feedthroughs, pin placement, and budgeting across levels of hierarchy. Develop and maintain floorplans, power grids, and timing/physical budgets for large multi-block SoCs. Own the interface between block owners and top-level integration, including abstract (ILM/ETM) generation, boundary timing, and hierarchical ECO…

This is a summary of the advert. The full description and the application are on Neuralink's careers site.

Apply faster with Prepper

  • A version of your CV tailored to this Physical Design and Verification Engineer role.
  • A cover letter written from your CV and this advert.
  • Prepper can fill in Neuralink's application form and send it once you approve.
  • The application saved in your tracker, with reminders to follow up.
Start free

More roles at Neuralink

Prepper is independent and not affiliated with Neuralink. Roles are listed from the employer's public careers system and removed when they close.